Abstract
Introduction
As deep-submicron fabrication technology advances, billion-transistor chips will be feasible in future. Design processes for billion-transistor system must be hierarchical to cope with chip size.
Estimation of the area of cells before layout becomes a crucial issue for a hierarchical design process and a necessity for top down design styles [3, 12] . Many varieties of intellectual property (IP), including cores, embedded software, bus standards, etc. will be used as elements of systems on silicon. Because components must be obtained from multiple sources, the estimation of the wire area becomes a more difficult issue in the development of the giga-transistor chip [3] .
Many floorplanning techniques have been studied in [2, 4, 12, 15, 16] . However, during the floorplanning phase, there is few information on the subsequent steps such as global and detailed routing. Early wire estimation provides deeper insight in the placement properties of circuits. A good physical design of large systems requires accurate area estimations of the individual modules for areas planning, optimal placement and routability predictions [3] .
Routability is a measure of the fraction of connections that can be successfully routed with a placement and the amount of wiring space. Placement achieves good routability by minimizing the number of connections between clusters of modules such that short connections will reduce congestion and be easier to be routed than long ones. Routability depends on the amount of wiring space allocated.
We consider the circuit layouts of large and regular array (two-dimensional) structure of identical cells. With sizes on the order of hundreds of cells and thousands of connections, problems of this magnitude entail a probabilistic approach. A probabilistic model of interconnections will enable designers to quickly compute estimates of the number of tracks in each routing channel. We study the following two problems: (i) Under the condition that the number of wires emanating from a block is a Poisson distribution function, determine the distribution of channel width. (ii) Given T tracks for each channel, determine the success probability of routing for an M×M gate array chip. For both problems closed formulae are obtained. Our results can be applied to gate array, FPGA's design, etc.
The organization of this paper is as follows: Section 2 reviews some important related work on layout estimation. In Section 3, we define a stochastic model for a two dimensional array. In Section 4, we establish the result on the wire space estimation. In Section 5, we explore the prediction for wire routability. In Section 7, we report some experimental results performed for the model. Section 6 concludes the paper.
Related Work
The earliest work on wiring space estimation was reported in [13] where simple guidelines were proposed for selecting the dimensions of a printed circuit board. Their theory assumes that components are placed randomly on the board. The assumption is appropriate for boards with control logic with no regularity and signals are distributed to separated gates. Heller et al. [10] investigated the problem of estimating wiring space. They modeled interconnection wires as independent two terminal wires originating stochastically with a Poisson distribution at some cell, covering a random distance (an average interconnection length) and terminating at some second cell. For one-dimensional layouts, they determine the probability of successfully wiring a single row of cells as a function of a given number of tracks. Their model assumes that the knowledge of the average wire length and the number of wires emerging at any cell is a Poisson distributed random variable with a known parameter α. Their results of the one-dimensional case were heuristically extended to a two-dimensional array of cells by transforming the latter to two independent one-dimensional problems.
Gamal [6] considered the problem of estimating interconnections area for master slice integrated circuits. He obtained estimations for routing channels width in terms of the number of logic blocks, the average number of interconnections emanating form the logic blocks and the average interconnection length. His model assumes a regular two-dimensional array cells. The generation and length of interconnecting wires are modeled as in Heller's work. The path traveled by each wire is established randomly, with the restriction that its endpoints be separated by a Manhattan distance which is equal to the path length. Gamal derived the minimum number of wire segments and the minimum wiring area required for the square array of cells. His main contribution was in the derivation of upper bounds on the dimensions of the routing channels and the estimates of chip area. Gamal [7] extended his work in [6] to integrated circuits consisting of arbitrary size logic blocks with routing channels running in the space separating the blocks. An algorithm is given for estimating channel widths and chip area.
Sastry [14] studied a layout model similar to [6] . They modeled interconnections as independent two-terminal wires covering an average length and derived expressions for channel widths, probability of routing completion and wire lengths. They showed that wire length distribution has the form of a Weibull distribution with location and shape parameters. These parameters must be computed based on the net lengths obtained from actual layouts. In [14] a gate array chip is modeled as a two-dimensional lattice of points and wires emerging from each point as a random variable. Wires at each intersection of a horizontal and vertical channel are classified as belonging to one of six types. The width and height of an intersection are defined as function of these various types and estimates of these functions are derived. Kourdahi et al. [11] presented an area estimator for standard cell layouts. They assumed rows of equal size, double entry cells, constant pin pitch, two-terminal nets, and minimum rectilinear connection paths. Their model assumes birth of a wire at pin slot i and length of a wire l are independent random variables with probabilities p B (i) and p L (l). They suggested uniform distribution for p B (i) and geometric distribution for p L (l). Based on these assumptions, the required routing area is estimated. Their model, however, requires knowledge of average interconnection length which is computed by fitting curves to known data.
Although a model for a two dimensional array was studied in [10] , their method of decomposition can not be generally used. On the other hand, the model in [6] abstracted the blocks as points, which can not be used to describe nets from distinct boundaries of a block, thus losing precise estimation. In [14] the block boundary was considered, however, their definition on the types of connections is not sufficient. Boundary consideration plays an important role in capturing congestion prediction.
In this paper we present a novel and general stochastic model for two dimensional layouts of large size, where the block boundaries are considered. We study the following problems: (i) Under the condition that the number of wires emanating from a block is a Poisson distribution function, determine the distribution of channel width, thus estimating the average channel width; (ii) Given T tracks for each channel, determine the success probability of routing for an M×M gate array chip. For both problems closed formulae are obtained. The experiment demonstrates the effectiveness of our approach.
The Layout Model
A chip is modeled as a two-dimensional array of (infinite) identical blocks with four borders.
Each border of a block can emanate nets according to a Poisson distribution with parameter α, while nets coming from other blocks can connect one of the four borders of the block. According to the law of Poisson distribution, the total number of nets emanating from every block obeys a Poisson distribution with parameter 4α. We only consider the two-terminal wires (nets).
Without loss of generality, a direction is assigned for each net. A net does not go to the left in terms of blocks, i.e., a net x emanating from a block (i, j) can only terminate at a block (k, l) with k≥i, and all nets connecting (i, j) and (k, l) with k<i are regarded as ones emanated from (k, l) and terminating at (i, j). The directions for the nets connecting to and from a block are shown in Fig.1 . Fig.1 . Definition of net directions to and from a block.
Let X(i, j) be the number of nets emanating from block (i, j). Number the X(i, j) nets as net 1, net 2, ..., net X(i, j). Let L (i,j) (x) be the length of net x (x=1, 2, ...,
given, we can determine the possible destination blocks of net x. Assume that net x may choose its destination block from the 8l+4 candidates with equal probability. One border of the 2l+1 blocks is chosen as the destination border of net x according to the probability q l , where and (8l+4)q l =1 (3.1).
Net x emanating from block (0, 0) of length l chooses (l-|s|, s) as its destination block. We determine the possible routes for net x. To reach optimal layout, each net can only take a minimal
Manhattan distance path in connecting two blocks, i.e., the route is monotonic. From block (0, 0) to block (l-|s|, s), there are possible routing paths, =1. And each path has the same probability to be the route of net x.
Wire Space Estimation
Consider the tracks between blocks (0, 0) and (0, 1). Let X(L), X'(L), and X(LR) be the number of wires terminating at the upper border of the block (0,0), the number of wires terminating at the lower border of block (0, 1), and the number of wires crossing from the left to the right of the track, respectively. Similarly, let X(R) and X'(R) be the number of wires emanating from the upper border of block (0, 0) and the number of wires emanating from the bottom border of block (0, 1), respectively. 
It is easy to see that X(R) and X'(R) are independent with the same Poisson distribution, E[X(R)]
= E[X'(R)] =α. We will establish the distribution of X(L), X'(L) and X(LR), respectively.
For r≥0 and a positive integer s, among the wires emanating from block (-r, s), let X (-r,s) (L) and

X (-r,s) (LR)
be respectively the number of wires terminating at the upper border of block (0, 0) and crossing over the track between blocks (0, 0) and (0, 1).
Lemma 4.1. For r≥0, s>0, X (-r,-s) (L) is independent of X (-r,-s) (LR), X (-r,-s) (L) and X (-r,-s) (LR) have the
Poisson distributions with parameters 4αq r+s and 4αp (-r,-s) , respectively, where and (-r,-s). From Fig.2 , we know that there are 2l+1 blocks with the same Manhattan distance i=r+s that can be the terminals of a wire emanating from (-r,-s). The total number of the paths for a wire emanating from (-r,-s) with length l=r+s is 2 r+s+1 −1. Since net x crosses over the track between the blocks (0, 0) and (0, 1), it chooses the terminals beyond block (0, 0) with probability (4 jq r+s+j + 2 q r+s+j ). The probability that net x crosses over the track between blocks (0, 0) and (0, 1) is
( which gives the desired result. u
ii) Compute the conjoint probability P[X (-r,-s) (L)=m, X (-r,-s) (LR)=n
In the similar way, we can obtain the following lemmas.
Lemma 4.2. For r≥0, s>0, X (-r,s) (L) is independent of X (-r,s) (LR), X (-r,s) (L) and X (-r,s) (LR) have the
Poisson distributions with parameters 4αq r+s and 4αp (-r,s) , where p (-r,s) = p (-r,-s) .
Lemma 4.3. For r>0, X (-r,0) (L) is independent of X (-r,0) (LR), X (-r,-s) (L) and X (-r,-s) (LR) have the Poisson
distributions with mean parameters 4αq r and 4αp (-r,0) , respectively, where 
For β=E[X(LR)], we have,
Now we draw an important conclusion by the following theorem. 
Routability Prediction
We use the above stochastic model to give an analytic expression for the routability. The routability is defined as the percentage of the circuit's connections that can be accommodated by the routing area. Practically speaking, routability can be viewed as the likelihood that a routing can be successfully realized.
More specifically, given T tracks for each channel, we establish the closed formula of the success probability of routing an M×M cell array chip.
, and
The lemma follows. u
In what follows, suppose the wire length is geometrically distributed, i.e., P k =(1-ε)ε k-1 for some constant ε.
Let τ represent the transpose of a vector or a matrix. The routability prediction is given by the following theorem.
Theorem 5.1. Given T tracks in each channel, the success probability of wiring M×M blocks in an (infinitely) large gate array chip is given by
Proof. For one channel, the success probability of routing is r 0 τ Π M-1 Q 0 by the Markov chain technique, as used in [3, 6] . Since there are 2M channels in an M×M array chip, the success probability of routing
. Note that the assumption of geometrical distribution of the wire length guarantees that the involved processes are Markovian. u
Model Validation by Experimental Results
To test the effectiveness of our approach, we performed some experimental validation for the model. The number of connections that pass each routing area is counted. The estimation is performed by computing the average width of each channel. The experiments were done on a SPARC station 20 with 128 MB of memory. Table I shows some results of the simulation with ε=0.3. 
Concluding Remarks
We 
